Radeon R5 340X OEM

GCN 1.0 Radeon R Series Gaming Desktop DDR3 2015

Key Metrics

Architecture: GCN 1.0
Launch Date: 2015-05-05
Stream Processors: 384
Memory: 2 GB DDR3
Memory Bandwidth: 16 GB/s
TDP/TBP: 65 W
Interface: PCIe 3.0 x8

Add to comparison

Save this GPU, then open another GPU page to compare them side by side.

GPU Specs

What do these fields mean?

Identity
Entry Type	Reference GPU
Official Name	AMD Radeon R5 340X OEM
Architecture	GCN 1.0
Launch Date	2015-05-05
Core Specs
GPU Die	Oland
Chip Variant / Package	FCBGA-962
Process Node	TSMC 28 nm
Transistor Count	0.95 billion
Die Size	77 mm²
Stream Processors	384
TMUs	24
ROPs	8
Base Clock	900 MHz
Boost Clock	900 MHz
Pixel Fillrate	7.2 GP/s
Texture Fillrate	21.6 GT/s
FP32 Throughput	0.69 TFLOPS
FP64 Throughput	0.04 TFLOPS
Memory
Memory Size	2 GB
Memory Type	DDR3
Memory Bus Width	64-bit
Memory Clock	1,000 MHz
Memory Bandwidth	16 GB/s
L2 Cache	0.128 MB
L1 Cache	16 KB
Board and Display
TDP / TBP	65 W
Recommended PSU	250 W
Interface	PCIe 3.0 x8
Display Outputs	1x DVI, 1x DisplayPort 1.2
Slot Width	Single-slot
Card Length	145 mm
Software
Shader Model	5.1
DirectX Support	DirectX 11.1
Vulkan Support	Vulkan 1.2
OpenGL Support	OpenGL 4.6
OpenCL Support	OpenCL 1.2

Partial entry. Core specifications may be present, but history, variant notes, known issues, and source review may be incomplete.

Sources

Sources reviewed: 2026-06-23

This entry is still being source-checked.

Data confidence and source status

Partial entry. Core specifications may be present, but history, variant notes, known issues, and source review may be incomplete.

Verified: core specifications and historical notes have been reviewed against listed sources.
Partial: core specifications may be present, but history, variant notes, known issues, and source review may be incomplete.
Imported: spec-only imported entry pending editorial source review.
Needs source review: narrative notes are incomplete until reviewed.

Independent reference sources

TechPowerUp GPU SpecsOpen source

Found an incorrect spec, missing source, or variant issue?

Submit a correction