Data Center GPU Max 1100

Generation 12.5 Data Center GPU Max Series Data Center Server HBM2e 2023

Key Metrics

Architecture: Generation 12.5
Launch Date: 2023-01-10
Execution Units: 7,168
Memory: 48 GB HBM2e
Memory Bandwidth: 1230 GB/s
TDP/TBP: 300 W
Interface: PCIe 5.0 x16

Add to comparison

Save this GPU, then open another GPU page to compare them side by side.

GPU Specs

What do these fields mean?

Identity
Entry Type	Data Center GPU
Official Name	Intel Data Center GPU Max 1100
Architecture	Generation 12.5
Launch Date	2023-01-10
Core Specs
GPU Die	Ponte Vecchio
Process Node	Intel 10 nm
Transistor Count	100 billion
Die Size	1280 mm²
Execution Units	7168
TMUs	448
RT Units / RT Cores	56
Base Clock	1,000 MHz
Boost Clock	1,550 MHz
Texture Fillrate	694.4 GT/s
FP32 Throughput	22.22 TFLOPS
FP16 Throughput	22.22 TFLOPS
FP64 Throughput	22.22 TFLOPS
Memory
Memory Size	48 GB
Memory Type	HBM2e
Memory Bus Width	8192-bit
Memory Clock	600 MHz
Memory Bandwidth	1230 GB/s
L2 Cache	204 MB
L1 Cache	64 KB
Board and Display
TDP / TBP	300 W
Recommended PSU	700 W
Interface	PCIe 5.0 x16
Slot Width	Dual-slot
Card Length	267 mm
Software
Shader Model	6.6
DirectX Support	DirectX 12.1
OpenGL Support	OpenGL 4.6
OpenCL Support	OpenCL 3.0

Partial entry. Core specifications may be present, but history, variant notes, known issues, and source review may be incomplete.

Sources

Sources reviewed: 2026-06-23

This entry is still being source-checked.

Data confidence and source status

Partial entry. Core specifications may be present, but history, variant notes, known issues, and source review may be incomplete.

Verified: core specifications and historical notes have been reviewed against listed sources.
Partial: core specifications may be present, but history, variant notes, known issues, and source review may be incomplete.
Imported: spec-only imported entry pending editorial source review.
Needs source review: narrative notes are incomplete until reviewed.

Independent reference sources

TechPowerUp GPU SpecsOpen source

Found an incorrect spec, missing source, or variant issue?

Submit a correction